

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
21 October 2004 (21.10.2004)

PCT

(10) International Publication Number  
**WO 2004/090716 A1**

(51) International Patent Classification<sup>7</sup>: G06F 9/38, 9/30

(74) Agent: DULVESTIJN, Adrianus, J.; Prof. Holstlaan 6,  
NL-5656 AA Eindhoven (NL).

(21) International Application Number:

PCT/IB2004/050351

(22) International Filing Date: 29 March 2004 (29.03.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
03100923.6 7 April 2003 (07.04.2003) EP


(71) Applicant (for all designated States except US): KONIN-  
KLIJKE PHILIPS ELECTRONICS N.V. (NL/NL);  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MY, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Euro-  
pean (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,  
GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK,

[Continued on next page]

(54) Title: DATA PROCESSING SYSTEM WITH CLUSTERED ILP PROCESSOR



(57) **Abstract:** The invention is based on the idea to specify operations from different cycles in one instruction and, consequently, to pipeline control connections to remote clusters. Therefore a data processing system is provided. Said system comprises a clustered ILP processor having a plurality of clusters each comprising at least one register file and at least one functional unit, as well as an instruction unit for issuing control signals to the clusters of said processor. The instruction unit is connected to each of said clusters via respective control connections. Furthermore, one or more pipeline register can be arranged in said control connections according to the distance between said instruction unit and the respective clusters.